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Abstract
We report the operation of LaAlO3 / SrTiO3 depletion mode top-gated junction field-effect
transistors using a range of LaAlO3 thicknesses as the top gate insulator. Gated Hall bars show
near ideal transistor characteristics at room temperature with on-off ratios greater than 1000.
Lower temperature measurements demonstrate a systematic increase in the Hall mobility as the
sheet carrier density in the channel is depleted via the top gate, providing a route to higher mobility,
lower density electron gases in this system.
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The electric field-effect has been successfully applied in a top-gate geometry to create
normally-off transistors in undoped SrTiO3 (STO).[1, 2] Diverse properties have been stud-
ied including superconductivity,[3, 4] thermo-electricity,[5] Kondo physics,[6] and percolation
effects.[7] The normally-on interface between LaAlO3 (LAO) and TiO2 terminated (100)
STO [8] has also been electrostatically modulated from the back-side using the STO sub-
strate as the gate dielectric.[9–17] Although back-gating is rather robust and reliable, it
simultaneously changes many parameters, most notably the confining electric field strength
at the interface, Hall mobility and sheet carrier density.[11] Hence back-gating by itself does
not allow low sheet carrier densities to be reached while maintaining relatively high Hall
mobilities. Nor can the Rashba spin-orbit coupling be controlled independently of the sheet
carrier density. Top-gating is a natural complimentary technique to tune the electronic prop-
erties: as is well-known in conventional semiconductor systems both the top- and back-gate
geometries change the confining potential of the electron gas, but the spatial extent of the
envelope electron wavefunction is altered in quite distinct ways for the two cases.[18]
The challenges of switching on devices at low temperatures with a top gate in STO,[2] can
be mitigated by using the depletion mode of junction gate field-effect transistors. Somewhat
surprisingly however, given the attractively large band-gap of the over-layer in LAO/STO
heterostructures, top-gate depletion devices have only recently been demonstrated by Fo¨rg
et al.[19] over a temperature range 173 K ≤ T ≤ 373 K. These devices had a fixed LAO
thickness, dLAO = 9 unit cells (uc), and short (20 µm - 200 µm) and wide (1600 µm) channels,
to enable device operation with a reduced channel resistance and gate leakage. However the
two-probe device geometry prevented the determination of the sheet carrier density, n, and
hence the Hall mobility. Here we employed micrometer-scale Hall bars to enable precise
Hall measurements, and study the field effect on the carrier density, for various dLAO. Ideal
transistor operation with top-gating was demonstrated, as evidenced by the direct scaling of
the mobile sheet carrier density obtained from the Hall effect with the expected modulation
by the top-gate voltage, VGS. A sheet carrier density modulation of up to 1.7 × 1013 cm−2
was achieved with VGS in the range -1 V ≤ VGS ≤ +1 V and 2 K ≤ T ≤ 300 K. Notably, at
lower temperatures the Hall mobility was significantly enhanced with field effect depletion of
the electron gas, demonstrating the potential of top-gating to reach low sheet carrier density
and high mobilities.
The LAO/STO heterostructures were fabricated by pulsed laser deposition on TiO2 termi-
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nated STO (100) substrates using a pre-deposited amorphous AlOx hard mask to define the
Hall bar as described elsewhere.[11] The LAO thicknesses were in the range 4 uc ≤ dLAO ≤
22 uc. The channel length covered by the gate was 400 µm, and the channel width in the
rangeW = 5−200 µm. The top electrode was formed using ex-situ sputtered Au with thick-
ness ∼ 100 nm, and the source and drain were contacted with Al ultrasonic wirebonding.
Figure 1(a) and (b) shows an optical image of a typical device, showing the source, drain and
gate contacts, together with a schematic device cross-section. All transport measurements
were carried out with a semiconductor parameter analyzer in DC mode, and capacitance
measurements were made using a LCR meter. When the devices were on, the gate leakage
current IG was always significantly smaller than the drain current ID, an example of which
is shown by the I − V characteristics in Fig. 1(c). The gate leakage shows a similar form to
previous studies.[20]
Clear normally-on transistor characteristics at T = 300 K are shown in Fig. 2 for the case
of dLAO = 16 uc. Pinch-off is observed for -0.8 V ≤ VGS ≤ +1.2 V, with a clear saturation
at higher VDS. Differentiating these data to obtain the channel conductance gD =
dID
dVDS
, and
extrapolating to zero gD, we find the pinch-off voltage VP as a function of VGS, as shown in
the inset of Fig. 2(b). The corresponding current at VDS = VP, ID,sat, defines the co-ordinates
(VP, ID,sat) for a fixed VGS, as shown by the circles in Fig. 2(a). The threshold voltage could
be obtained as VTh = −1.15 ± 0.05 V by fitting the VP − VGS data to the relationship
VP = VGS + VTh.[21] Taking a transfer curve at a source-drain voltage of VDS = 2 V, as
shown in Fig. 2(b), essentially ideal quadratic form of ID−VGS is found, as expected from the
gradual-channel model in the saturation regime.[21] These data allow a clear extrapolation
of the threshold voltage as shown, giving VTh = −1.1± 0.1 V. The good agreement between
these two VTh values, obtained by two different analysis methods, suggests that the mobile
carriers in the channel are ideally tuned by VGS, with on-off current ratio’s of greater than
1000 being achievable. Small hysteresis could be observed between increasing and decreasing
VDS in the transfer characteristics, as shown for the case of VGS = +1.2 V in Fig. 2(a), where
the difference in ID between the increasing and decreasing sweep of VDS is of the scale of 10
nA.
We systematically varied dLAO, and were able to achieve transistor operation over the
thickness range 4 uc ≤ dLAO ≤ 22 uc. The scaling of VTh(dLAO) is shown in Fig. 3. VTh does
not scale monotonically with dLAO, as would be the case for constant sheet carrier density,
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via the relation VTh = −edLAOn(VGS = 0)/ε0εr, here e is the electronic charge, ε0 and εr are
the vacuum and LAO relative permittivities respectively, and the sign convention is taken
such that n > 0 and VTh < 0. It is notable that a systematic variation of the transport
properties has been seen in this thickness regime elsewhere.[20, 22, 23] In order to more
carefully examine this issue, we characterized several samples at lower temperatures where
the Hall effect could be more reliably measured to directly measure the sheet carrier density
change, and relate it to the capacitive character of the gate dielectric, since ∆n/∆VGS = Ceff .
Here the effective capacitance Ceff is modeled as a ‘dead’ layer with thickness ddead and
dielectric constant εdead in series with a bulk-like LAO layer with dielectric constant εbulk.
From a simple series capacitor model dLAO/εeff = (dLAO−ddead)/εbulk+ddead/εdead. We note
that the dead layer thickness also includes possible suppression of the dielectric properties
at the Au/LAO interface.[24] Assuming otherwise ideal capacitor behavior, ∆n/∆VGS for
various dLAO can be used to extract εeff(dLAO), and estimate εdead, εbulk and ddead. The
measured εeff(dLAO) is shown in Fig. 3, together with a theoretical fit which gives εdead ∼ 4.3,
εbulk ∼ 21.6 and ddead ∼ 4.3 uc. These estimates, in particular the value of εbulk emphasize
that the atomic scale nature of interface between the gate and the electron gas.
With the establishment of robust transistor operation at room temperature, it is impor-
tant to consider if the top-gating geometry can be successfully applied at lower temperatures.
Figure 4(a) shows clearly that n can be ideally tuned with the top gate in a dLAO = 16 uc,
W = 5 µm sample at T = 2 K, where we compare the n variation from the Hall effect to that
predicted from the measured device capacitance (940 pF with top-gated channel area 0.0504
mm2) at VGS = 0 V (solid line), assuming that n = 0 cm
−2 at VGS = VTh = −2 V. Here
the capacitance was measured in a frequency range of 20-100 Hz with an AC modulation
voltage of 50 mV. In this range the loss tangent was < 0.04 and the gate leak conduction
is negligibly small. In addition to the good agreement between the capacitance data and
the Hall effect, as n was depleted the Hall mobility µ showed a clear increase: the opposite
tendency compared to back-gate field effect modulation,[11] as shown in Fig. 4(b).
The dramatic asymmetry in the mobility modulation between back- and top-gating can
be understood by considering the action of the gate voltages on the confined electron gas.
For negative back-gating the applied electric field tends to confine the electrons closer to the
interface where they are scattered more strongly.[11] In the top gate geometry by contrast,
the center of weight of the envelope wavefunction of the electron gas is pushed away from
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the interface as the electron gas is depleted and the self-consistent confining electric field is
reduced.[18] This results in a local three-dimensional electron density that becomes smaller,
and located in the less disordered bulk STO as VGS → VTh, producing the observed enhance-
ment of the Hall mobility as n is decreased. The significance here is that the systematic
n suppression achieved by the top gate voltage can provide access to a regime with both
smaller carrier density and less disorder (higher mobility), where other methods have experi-
enced difficulties in approaching this regime. By combining the top-gate with an additional
back-gate at low temperatures, we can also envisage independently tuning the sheet carrier
density and Hall mobility to control the electronic character of this fascinating system.
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FIG. 1: (color online) (a) Optical microscope image of a device with central channel dimensions 5
µm × 150 µm between the centers of the voltage contacts (V1, V2) and (V3, V4). Source, gate
and drain are labeled S, G and D respectively. (b) Schematic cross-section of the device (not to
scale) taken along the dashed line in (a). “a” and “epi” refer to amorphous and epitaxial layers in
the cross-section, and q2DEG is the electron gas. The amorphous AlOx thickness is ∼ 50 nm. (c)
ID − VGS and IG − VGS characteristics for a typical device. Here dLAO = 16 uc, and T = 300 K.
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FIG. 2: (color online) (a) Transistor operation of a dLAO = 16 uc device at room temperature, for
various VGS taken in 0.2 V steps. All data are taken with increasing VDS except for the dashed
line at VGS = 1.2 V, which is for decreasing VDS. Circles mark the co-ordinates (VP, ID,sat) on
the respective traces. W = 100 µm. (b)
√
ID-VGS plot, showing linear behavior in the saturation
region. The abscissa intercept of the linear fit gives VTh = −1.15 ± 0.05 V for this device, where
the error bar is associated with the uncertainty given by the finite gate leakage. Inset: VP − VGS
(open circles) obtained from the gD−VGS intercepts. Line is a best fit to the form VP = VGS+VTh,
where VTh is the fit parameter.
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FIG. 3: (color online) Scaling of VTh (right axis) at T = 300 K and εeff at T ∼ 100 K (left axis)
with dLAO. Lines between VTh data are guides to the eye. For the εeff data the line is a best fit
to a series dead layer model giving εbulk = 21.6, εdead = 4.3 and ddead = 4.3 uc. W = 5 µm for all
devices.
9
3.0
2.0
1.0
0.0
n
 
 
(10
13
 
cm
-
2 )
-2.0 -1.5 -1.0 -0.5 0.0 0.5 1.0 1.5
VGS (V)
 n (Hall)
 n (Capacitance)
dLAO = 16 uc
(a)
2000
1500
1000
500
0
m
 
 
(cm
2 /V
 s)
3.02.52.01.51.00.5
n  (1013 cm-2)
 top-gate
 back-gate (Ref. [11])
(b)
FIG. 4: (color online) (a) Control of the sheet carrier density n with VGS at T = 2 K. Solid line
shows the ideal predicted rate of carrier density tuning based on the capacitance measurements at
T ∼ 150 K, taking n = 0 cm−2 at VGS = VTh = −2 V. (b) Hall mobility enhancement with top-gate
depletion of n at T = 2 K. Back-gate mobility suppression data from Ref. [11]. LAO thickness,
dLAO = 16 uc, W = 5 µm.
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